



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/611,465	06/30/2003	Sau Ching Wong	MLM003US1D	1603
27906	7590	06/28/2005	EXAMINER	
PATENT LAW OFFICES OF DAVID MILLERS 6560 ASHFIELD COURT SAN JOSE, CA 95120			HUR, JUNG H	
			ART UNIT	PAPER NUMBER
			2824	

DATE MAILED: 06/28/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

EX

<b>Office Action Summary</b>	<b>Application No.</b> 10/611,465	<b>Applicant(s)</b> WONG, SAU CHING	
	<b>Examiner</b> Jung (John) Hur	<b>Art Unit</b> 2824	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 11 April 2005.  
 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.  
 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 12-24 is/are pending in the application.  
     4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.  
 6) ☒ Claim(s) 12-24 is/are rejected.  
 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.  
 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☒ The specification is objected to by the Examiner.  
 10) ☒ The drawing(s) filed on 30 June 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
     a) ☐ All    b) ☐ Some \* c) ☐ None of:  
         1. ☐ Certified copies of the priority documents have been received.  
         2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
         3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  
     \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## **DETAILED ACTION**

### ***Amendment***

1. Acknowledgment is made of applicant's Amendment, filed 11 April 2005. The changes and remarks disclosed therein have been considered.

No claims have been cancelled or added. Therefore, claims 12-24 are pending in the application.

### ***Specification***

2. Claim 22 is objected to because of the following informalities:

Said claim recites "accessing the memory element" which appears to be in error; it will be understood as --accessing one of the blocks--. Appropriate correction is required.

### ***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 12, 13 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ooishi (U.S. Pat. No. 5,835,436) in view of Conley et al. (U.S. Pat. No. 6,426,893).

Regarding claims 12 and 18, Ooishi, for example in Figs. 30, 32 and 64 (as applied to the alternative for repairing defective array blocks, disclosed in column 63, lines 48-67), discloses a memory, and a related operating method, comprising: memory blocks having respective physical

Art Unit: 2824

addresses that correspond to logical addresses of the memory ("normal array blocks" or "general array blocks" in column 63, lines 48-67); spare memory blocks having respective physical addresses that do not correspond to the logical addresses of the memory ("array block for substitution" or "additional array block" or "spare array block" in column 63, lines 48-67); a content addressable memory array (within 202 in Figs. 30 and 32, or 1610 in Fig. 64) coupled to receive a logical address signal (or a first logical address) (INPUT ADDRESS A1-A8 in Fig. 64, for block selection, since the repair is at the block level) from an external device (see for example column 65, lines 30-32) for comparison with defect addresses (ENT1 - ENTn in Fig. 32) stored in the content addressable memory array; a memory array (REG1 - REGn in Fig. 32) having word lines (within 204 in Fig. 32) coupled to respective match lines (CHL1 - CHLn in Fig. 32) of the content addressable memory array, wherein in response to activation of one of the match lines, the memory array outputs a substitute address signal (the output of 204 or 1612) representing a substitute address stored in a row (of 204 in Fig. 32) corresponding to the activated match line (see Fig. 32); and multiplexing circuitry (206 or 1616) connected to select between the logical address signal (via 200 or 1614) and the substitute address signal as a physical address signal (INTERNAL ADDRESS in Fig. 64), the multiplexing circuitry providing the physical address signal for selection of a memory cell being accessed.

However, Ooishi does not disclose that the memory is a Flash memory comprising a plurality of array planes that constitute all storage corresponding to a logical address space of the Flash memory, each array plane including a plurality of blocks of memory cells, wherein the blocks store parameters, code, and data, and all of the blocks in the array planes have a uniform size selected for parameter storage.

Art Unit: 2824

Conley, for example in Fig. 12, discloses a Flash memory (see for example column 1, lines 8-12) comprising a plurality of array planes (for example, Unit 0 through Unit 7 in Fig. 12) that constitute all storage corresponding to a logical address space of the Flash memory, each array plane including a plurality of blocks of memory cells (within each Unit), wherein the blocks store parameters (O.H. Data), code (Boot Info.), and data (User Data), and all of the blocks in the array planes have a uniform size selected for parameter storage (that of the O.H. Data block; see Fig. 12).

It would have been obvious at the time the invention was made to a person having ordinary skill in the art to incorporate the repair means of Ooishi in Conley's Flash memory with array planes and uniform blocks, for the purpose of providing an efficient repair capability in such Flash memories with array planes and uniform blocks, and therefore increasing the manufacturing yield of such memories.

Regarding claim 13, the above Ooishi/Conley combination further discloses that each of the blocks comprises memory cells that are connected to permit simultaneous erasure of all of the memory cells in the block (see for example Abstract and claim 1 of Ooishi).

5. Claims 14-16 and 19-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ooishi (U.S. Pat. No. 5,835,436) in view of Conley et al. (U.S. Pat. No. 6,426,893) as applied to claims 13 and 18, and further in view of Hazen et al. (U.S. Pat. No. 6,088,264).

Regarding claims 14-16 and 22-24, the above Ooishi/Conley combination discloses a memory as in claims 13 and 18, and that each array plane comprises at least one of the spare

Art Unit: 2824

memory blocks (Spare block in Fig. 12 of Conley), with the exception of the array planes being connected to a write data path and a read data path so as to permit any one of the array planes to conduct a read operation while any other of the array planes conducts a write operation, and each array plane containing erase circuitry that permits the array plane to erase a block in the array plane, while other array planes conduct read and write operations.

Hazen discloses a plurality of array planes (for example, "partitions" A, B, C, etc. in column 2, lines 23-43 and Fig. 2 of Hazen) connected to a write data path (inherent) and a read data path (inherent) so as to permit any one of the array planes to conduct a read operation while any other of the array planes conducts a write operation (see for example column 2, lines 23-43 of Hazen); and that each array plane contains erase circuitry that permits the array plane to erase a block in the array plane, while other array planes conduct read and write operations (see column 2, lines 23-43 of Hazen).

It would have been obvious at the time the invention was made to a person having ordinary skill in the art to modify the memory of the Ooishi/Conley combination to allow simultaneous operations among the memory planes, as in Hazen, for the purpose of improving the memory access speed (see for example Hazen, column 1, lines 43-49 and column 2, lines 15-23).

Regarding claims 19-21, the above Ooishi/Conley/Hazen combination further discloses applying a second logical address (for example, a row address; see claim 13 of Ooishi) from the external device directly to a decoder (a row address decoder) in the memory while applying the first logical address to the content addressable memory, wherein a combination of the first and

Art Unit: 2824

second logical addresses identifies a memory cell (along with a column address); wherein the first logical address is a block address (since, in Ooishi, the repair is at the block level) and the second logical address identifies a memory cell within a block (along with a column address); wherein the second logical address is a row address (see for example claim 13 of Ooishi).

6. Claim 17 is rejected under 35 U.S.C. 103(a) as being unpatentable over Ooishi (U.S. Pat. No. 5,835,436) in view of Conley et al. (U.S. Pat. No. 6,426,893) and Hazen et al. (U.S. Pat. No. 6,088,264) as applied to claim 16 above, and further in view of Abedifard et al. (U.S. Pat. No. 6,665,221).

The above Ooishi/Conley/Hazen combination discloses a memory as in claim 16, with the exception of a spare global bit line that connects to all blocks in the array plane.

Abedifard, for example in Fig. 5, discloses a spare global bit line (420 in the redundant column 428) that connects to all blocks (MB0-MB3) in an array plane.

Since, in Hazen, each array plane (or partition) with blocks is disclosed as an operational unit (i.e., when two or more planes are simultaneously accessed, each plane of blocks, as a unit, has a designated access operation, such as read, write or erase), it would have been obvious at the time the invention was made to a person having ordinary skill in the art to incorporate a spare global bit line that connects to all blocks in an array plane of the Ooishi/Conley/Hazen combination, as in Abedifard, for the purpose of providing additional levels of redundancy and repair capability and therefore further increasing the yield of such memories.

***Response to Arguments***

Art Unit: 2824

7. Applicant's arguments with respect to claims 12 and 18 have been considered but are moot in view of the new ground(s) of rejection, necessitated by the amendment. See rejections above.

*Conclusion*

8. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jung (John) Hur whose telephone number is (571) 272-1870. The examiner can normally be reached on M-F 6:30 AM - 3:00 PM.




Art Unit: 2824

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on (571) 272-1869. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

jhh



**ANH PHUNG  
PRIMARY EXAMINER**